MCU CSR interface-SERDES interface-PHY with PIPE interface
Description : USB IP Subsystem Full range of USB controllers supporting USB 2.0 / USB 3.0 / USB 3.1 gen1 and gen2 in host and device mode of operation. Supports AXI interface and in-built DMA features.
contentone987 last post Web
- Interlaken IP Subsystem- High speed chip-to-chip interface protocol-AI/ML chip clusters-Interlaken IP core
- IP Portfolio-Connectivity IP-Memory Interface IP-IP Integration in SoC- IP for High Performance Computing
- Idea-to-Silicon-2.5D Packaging Technology-SoCs for High Performance Computing-SoC designs to 7nm process technology