<<Web

MCU CSR interface-SERDES interface-PHY with PIPE interface

Website Thumbnail
http://openfive.com/usb-ip-sub...
contentone987
Business
2022-11-24 19:37
26
Description : USB IP Subsystem Full range of USB controllers supporting USB 2.0 / USB 3.0 / USB 3.1 gen1 and gen2 in host and device mode of operation. Supports AXI interface and in-built DMA features.

Social Bookmark or Share this page


Previous - Next - Bookmark This

contentone987 last post Web
- MCU CSR interface-SERDES interface-PHY with PIPE interface
- Die-to-Die Interposer I/O
- 2.5D and 3D ASIC design technologies -2.5D SoC SiP-HBM 3D-stacked-DRAM technology
- Interlaken IP Subsystem- High speed chip-to-chip interface protocol-AI/ML chip clusters-Interlaken IP core
- IP Portfolio-Connectivity IP-Memory Interface IP-IP Integration in SoC- IP for High Performance Computing
- LPDDR5 5nm- domain-specific silicon- SoCs for Artificial Intelligence
- Idea-to-Silicon-2.5D Packaging Technology-SoCs for High Performance Computing-SoC designs to 7nm process technology